电路pmic芯片设计细节

Posted kevinchase

tags:

篇首语:本文由小常识网(cha138.com)小编为大家整理,主要介绍了电路pmic芯片设计细节相关的知识,希望对你有一定的参考价值。

  • VIO_IN供电

  https://e2e.ti.com/support/power-management/f/196/t/712146?tisearch=e2e-sitesearch&keymatch=tps65916

Note that every GPIO will be configured as an input for the first 6ms after VCC is supplied, which is the time it takes for the device to initalize based on OTP settings. Therefore it‘s not recommended to pull up any GPIO to a signal which is active during this time, such as VRTC or an always-on VIO signal.
For example, GPIO_0 is commonly used as an enable for a 3.3V load switch. If you want it to be at 1.8V, it is recommended to pull GPIO_0 up to VDDS18V (SMPS4) instead of LDOVRTC, so that the 3.3V switch does not get activated when VCC is supplied.

 


以上是关于电路pmic芯片设计细节的主要内容,如果未能解决你的问题,请参考以下文章

关于FPGA芯片选型

芯片设计学啥专业

mt6179芯片资料汇总 mt6179和mt6176技术区别

芯片 是啥 怎么设计出来的 文科生

芯片设计企业东南西北四大战区综述

零基础一文读懂CPU(从二极管到超大规模集成电路)