AD遇到warnings:zero hole size multi-layer pad(s) detected

Posted

tags:

篇首语:本文由小常识网(cha138.com)小编为大家整理,主要介绍了AD遇到warnings:zero hole size multi-layer pad(s) detected相关的知识,希望对你有一定的参考价值。

第一张图中的引脚的连线我怎么也连不上,就是在PCB图里明明连上了,DRC校验还是报错un-routed net constraint.我把线删了重新连也是一样报错,这个插件100个引脚别的都能连上,就这几个连不上。确定了封装没问题,这是什么原因?我该如何消除warning?感谢!!!。。。。。。追加问题:我连好的线报错信息:un-routed net constraint: track (21.08mm,24.13mm)(31.57mm,34.62mm) solder sidePCB放大以后有白线,但是我电路里的线真的连上了。。。。。。。问题更新:我之前用的AD15,后来换了AD19版本的,结果不报错说我没连线了,但是warning还在,这个warning该如何解决呢???

利用电路画图软件的DRC功能可以检查pcb板是否有未连接线,如果未连线就会报未连线的错误,或者在软件中查看PCB板子布线的报告,后者方法更快速和简洁。以第二种办法进行步骤讲解。

1、首先在电脑上打开画图软件AD16,打开画好的PCB板。

2、然后点击上方菜单选项“报告”下拉菜单中的“板子信息”选项。

3、然后在出现窗口的右下角找到“报告”按钮,进行点击。

4、然后在出现的窗口中只勾选“Routing Information”选项,点击“报告”按钮。

5、然后在出现的报告页面中可以查看线路是否已经全部连接好。完成以上设置后,即可检查pcb板是否有未连接线。

追问

问题是现在我在PCB绘图中已经把线连上了,但是DRC校验中还是报错说我没连,routing completion也不是100%,但我真的把线连上了

参考技术A 可能你这个插件的封装有点问题,最好在PCB库里看一下这几个出问题的焊盘属性,根据出的问题判断首先你这几个出问题的是带过孔的焊盘,因为这几个焊盘出现了Multi-Layer这一层,通常只有焊盘有过孔时设置在这一层(我猜你这几个焊盘是灰色的)。但这几个焊盘你设置过孔大小为0了,如果焊盘没有过孔,而是表贴的话,请将焊盘设置在Top Layer这一层。追问

你好,我的这个贴片元件有100个引脚,别的引脚都不报错,只有这14个引脚报错,我也查了确定都没有问题,那么这样的报错是否可以忽略不管呢?这个PCB文件是否可以送去制板?

Finding Black Holes 1

  • Finding Black Holes 1

    The apparent horizon (i.e., the marginally trapped outer surface) is an invaluable tool for finding black holes in
    numerical relativity: In numerical relativity, the existence of a black hole is usually confirmed by finding the presence of an apparent horizon.
    By contrast to the event horizon that is related to a global structure of spacetime, the apparent horizon can be defined on each spatial hypersurface (Sigma_t).
    We denote an future-directed outgoing null vector field as (k^a) and suppose that it is tangent of null geodesics. Then, we have the relations
    [ k^ak_a =0, ext{and } k^a abla_b k^a=0 ]
    Defining another null vector field, (ell^a), such that (k^aell_a=-1), the spacetime metric is written as
    [ g_{ab}=-k_aell_b-ell_ak_b+H_{ab} ]
    where (H_{ab}=gamma_{ab}-s_as_b) is a two-dimensional metric that satisfies (H_{ab}k^a = H_{ab}ell^a = 0.)
    the expansion [Theta=H^{ab} abla_ak_b]
    [ egin{align} Theta &=H^{ab} abla_ak_b=0 &=(gamma^{ab}-s^as^b) abla_ak_b=0 &=D_as^a+K_{ab}s^as^b-K=0 end{align} ]
    The next task is to rewrite equation (D_as^a+K_{ab}s^as^b-K=0) to a form by which the surface of an apparent horizon can be located.
    For this purpose, we denote the surface of the apparent horizon by
    [ r = f( heta_k)]
    where (f) is a function to be determined and ( heta_k (k = 1,2,..N-1)) denotes a set of angular coordinates of the apparent horizon
    (remember we assume that the apparent horizon has a spherical topology).
    [ egin{align} s_i &=C abla_i(r-f( heta_k))=C(1,partial_i f), i eq r C &=(gamma^{rr}-2gamma^{rj}partial_j f+gamma^{jk}partial_j fpartial_k f)^{-1/2} end{align} ]
    We will assume that spherical polar coordinates ((r, heta,phi)) are used in the following. ((N=3))

以上是关于AD遇到warnings:zero hole size multi-layer pad(s) detected的主要内容,如果未能解决你的问题,请参考以下文章

[SI]source insight使用

altium designer可以仿真吗

allegro si

si446使用记录:调试遇到的问题读取芯片版本

E - Holes

SI-CBAR是啥单位